



GAU 2816

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Leonard Forbes et al.  
Title: DRAM SENSE AMPLIFIER FOR LOW VOLTAGES

Docket No.: 303.586US1  
Filed: May 26, 1999  
Examiner: Anh-Quan Tra

Serial No.: 09/320,421  
Due Date: September 21, 2000  
Group Art Unit: 2816


Commissioner for Patents  
Washington, D.C. 20231

We are transmitting herewith the following attached items (as indicated with an "X"):

- ☒ A return postcard.
- ☒ An Amendment and Response (13 Pages).

Please consider this a **PETITION FOR EXTENSION OF TIME** for sufficient number of months to enter these papers and please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By:   
Atty: Edward J. Brooks, III  
Reg. No. 40,925

**CERTIFICATE UNDER 37 CFR 1.8:** The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this 21 day of September, 2000.

Tina Pugh  
Name

Tina Pugh  
Signature

**Customer Number 21186**

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)  
(GENERAL)

RECEIVED  
SEP 23 2000  
JCS 2600 MAIL ROOM

S/N 09/320,421

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al.

Serial No.: 09/320,421

Filed: May 26, 1999

Title: DRAM SENSE AMPLIFIER FOR LOW VOLTAGES



Examiner: Anh-Quan Tra

Group Art Unit: 2816

Docket: 303.586US1

PATENT

RECEIVED  
SEP 28 2000  
TC 2800 MAIL ROOM

AMENDMENT AND RESPONSE

Commissioner for Patents  
Washington, D.C. 20231

Applicant has reviewed the Office Action mailed on June 21, 2000. Please amend the above-identified patent application as follows.

IN THE CLAIMS

Please amend claims 1-5, 10-12, 23, 25, 29, 32-40, 44-45 as follows:

- Sub B1
1. (Once amended) A sense amplifier, comprising:  
a pair of cross-coupled inverters, wherein each inverter includes:  
a transistor of a first conductivity type;  
a [pair of transistors] dual-gate transistor of a second conductivity type [coupled at a drain region and coupled at a source region, and] wherein [the] a drain region for the [pair of transistors] dual-gate transistor is coupled to a drain region of the transistor of the first conductivity type;  
a pair of input transmission lines, wherein each one of the pair of input transmission lines is coupled to a first gate of [a first one of the pair of transistors] the dual-gate transistor in each inverter; and  
a pair of output transmission lines, wherein each one of the pair of output transmission lines is coupled to the drain region of the [pair of transistors] dual-gate transistor and the drain region of the transistor of the first conductivity type in each inverter.
- A1
2. (Once amended) The sense amplifier of claim 1, wherein the transistor of a first conductivity type is a p-channel metal oxide semiconductor (PMOS) transistor, and wherein the [pair of transistors] dual-gate transistor of a second conductivity type [are] is an n-channel metal oxide semiconductor (NMOS) [transistors] transistor.